				Sub	ject	Coc	le: ŀ	ŒC	072	,
Roll No:										

B TECH. (SEM VII) THEORY EXAMINATION 2021-22 VLSI DESIGN

Time: 3 Hours Total Marks: 100

Note: 1. Attempt all Sections. If require any missing data; then choose suitably.

SECTION A

1. Attempt all questions in brief.

 $2 \times 10 = 20$

Printed Page: 1 of 2

Qno.	Question	Marks	CO	
a.	What is Photolithography?	2	1	
b.	Why we need a low power VLSI circuits in today's scenario?	2	1	
c.	What is contamination delay?	2	2	
d.	Define logical effect with example.	2	2	
e.	Differentiate between static power and dynamic power.	2	3	
f.	Implement 2:1 MUX using CMOS transmission gate.	2	3	
g.	Describe different storage elements.	2	4	
h.	Distinguish between SRAM and DRAM.	2	4	
i.	Explain the term controllability and observability.	2	5	7
j.	What is meant by Stuck-at-1 fault and Stuck-at-0 fault?	2	5	5
	SECTION B		2.	
2.	Attempt any three of the following:	(S).		
Qno.	Question	Marks	CO	

SECTION B

2. Attempt any three of the following:

Qno.	Question	Marks	CO
a.	Discuss the hierarchy of various semiconductors with Moore's law.	10	1
	Write short note on VLSI testing.		
b.	Explain Elmore delay model with suitable RC networks. Mention its	10	2
	merits.		
c.	Compare the performance of Domino CMOS logic and NP Domino	10	3
	CMOS logic with suitable example.		
d.	Explain read/ Write operation of SRAM memory cell. How 1 bit cell is	10	4
	used in bigger memory systems.		
e.	Explain the issues involved in BIST techniques in details.	10	5

SECTION C

3. Attempt any one part of the following:

Qno.	Question	Marks	CO
a.	Draw the Y-chart and explain VLSI design process. Mention its	10	1
	advantages.		
b.	Explain the CMOS fabrication steps with neat diagram using n-well	10	1
	process.		

Attempt any one part of the following: 4.

Qno.	Question	Marks	CO
a.	Derive the expression for total power dissipation of a CMOS circuit.	10	2



				Sub	ject	Coc	le: I	ŒC	072	,
Roll No:										

Printed Page: 2 of 2

b.	Draw and explain the working of RC delay model for interconnects.	10	2	
----	-------------------------------------------------------------------	----	---	--

5. Attempt any *one* part of the following:

Qno.	Question	Marks	CO	
a.	Draw and explain NORA and TSPC dynamic CMOS logic.	10	3	
b.	What is pre-charge evaluate logic in dynamic CMOS logic and draw	10	3	
	the basic architecture of SRAM and DRAM.			

6. Attempt any *one* part of the following:

Qno.	Question	Marks	CO
a.	Write short note on DRAM cell. Explain leakage and refresh operation	10	4
	in DRAM cells.		
b.	Explain the various types of power dissipation in CMOS circuits.	10	4

7. Attempt any *one* part of the following:

Qno.	Question	Marks	CO
a.	Explain the parallel procession approach in low power CMOS circuits.	10	5
b.	Write a short note on	10	5
	i. Adiabatic logic circuits	1	\mathbb{C}^{\cdot}
	ii. Scan cell based approach.	. 7	
	OP220	Ċ,	
	OA: Jain: 2022		